A STORE CROSSING A PAGE HAS FIXED STORE TIMING

HYPOTHESIS: STA writes A to the effective address in all seven modes without changing registers or P. Absolute indexed stores retain three-byte width, but unlike reads their 5-cycle schedule is fixed rather than a 4+conditional-1 page-cross rule.

Raw traces, ROM material, local paths, and personal data are not part of this public record.